FIG. 1 -122 _102n Node n 144 Bus Interface Recovery Circuit Secondary Storage Memory PH₹ Link ~124 Data Processing Computer PHY Link **Bus Interface** Recovery Circuit 146 CPU 138 - 106 120 - 108 - 102b Node 2 Bus Interface Recovery Circuit Secondary Storage -134 Memory Link PHY ~124 Data Processing Computer **Bus Interface** H Link Recovery Circuit 146 CPU 127 118 ~102a Node 1 144 **Bus Interface** -132 Secondary Storage Memory Recovery Circuit 142 짼 Link ~124 140人 Data Processing Computer Bus Interface PHY Link Recovery Circuit 146 CPU 127 9 114





FIG. 2

FIG. 3






FIG. 6




FIG. 7




FIG. 8





FIG. 9






FIG. 10

